

# Download and update imperix IP for FPGA sandbox

PN117 | Posted on September 5, 2024 | Updated on July 4, 2025



**Benoît STEINMANN**

Software Team Leader

imperix • in

---

## Table of Contents

- [Download](#)
- [Upgrade procedure](#)
  - [Upgrading to 3.9 Rev. 4](#)
  - [Upgrading to 3.9 Rev. 5](#)
- [What's new in 3.9 Rev. 5 \(SDK 2024.2\)](#)
- [What's new in 3.10 \(SDK 2024.3 and SDK 2025.1\)](#)

This page provides the imperix IP and other source files required for FPGA development on imperix controllers.

To learn how to use the imperix IP, please refer to the [getting started with FPGA](#) page and the [imperix IP user guide](#) page.

To find all FPGA-related notes, you can visit [FPGA development homepage](#).

## Download

The following table lists the different imperix IP version available. The minimal Vivado version required is 2022.1.

When upgrading an existing Vivado project, please refer to the **upgrade** section below.

C++ or ACG SDK	imperix IP version	Download
2024.3	3.10 Rev. 0	<a href="#">FPGA Sandbox template 3.10rev0.zip</a>

2025.1	3.10 Rev. 0	<a href="#">FPGA_Sandbox_template_3.10rev1.zip</a>
2025.2	3.10 Rev. 1*	

New features of the imperix IP version 3.10 are shown [here](#).

\*An upgrade of the imperix IP from 3.10 Rev. 0 to 3.10 Rev. 1 is only required for users who need to configure the excitation frequency and resolution of the [resolver](#).


#### Legacy IPs for older SDKs

C++ or ACG SDK	imperix IP version	Minimal Vivado version required	Download
3.4.x.x 3.5.x.x	3.4 Rev. 1	2019.2	<a href="#">sandbox_sources_3.4_3.5.zip</a>
3.6.x.x	3.6 Rev. 1	2019.2	<a href="#">sandbox_sources_3.6.zip</a>
3.7.x.x	3.7 Rev. 1	2021.1	<a href="#">sandbox_sources_3.7.zip</a>
3.8.x.x	3.8 Rev. 1	2022.1	<a href="#">sandbox_sources_3.8.zip</a>
<i>internal only</i>	3.9 Rev. 1 to 3	2022.1	<i>internal only</i>
2024.1	3.9 Rev. 4	2022.1	<a href="#">FPGA_Sandbox_template_3.9rev4.zip</a> ⚠ Read upgrade section below
2024.2	3.9 Rev. 5	2022.1	<a href="#">FPGA_Sandbox_template_3.9rev5.zip</a>

## Upgrade procedure


This section describes how to upgrade the imperix IP from an existing Vivado project.

1. Download the FPGA\_Sandbox\_template zip file for the targeted SDK version and unzip it.
2. In the **<project\_dir>/ix\_repo/** directory, replaces the **interfaces** and **ips** folders with the ones from the freshly downloaded sandbox template.






4. Copy the new constraint file to **<project\_dir>/constraints/**.

⚠ If modifications were made to the constraint file (e.g. to use USB pins), these modifications need to be reported to the new constraint file.




5. Open the Vivado project. Remove the old constraint file and add the new one.





6. Upgrade the imperix sandbox IP. It may generate warnings, which is expected.




IP Status									
Source File	IP Status	Recommendation	Change Log	IP Name	Current Version	Recommended Version	License	Current Part	
ixdp	IP revision change	Upgrade IP		IMPERIX_FW	3.9 (Rev. 4)	3.9 (Rev. 5)	Included	xc7z030fbg676-3	
ix_axis_interface	Up-to-date	No changes required		ix_axis_interface_v1_0	1.0 (Rev. 1)	1.0 (Rev. 1)	Included	xc7z030fbg676-3	
USER_ID	Up-to-date	No changes required	<a href="#">More info</a>	Constant	1.1 (Rev. 7)	1.1 (Rev. 7)	Included	xc7z030fbg676-3	

7. Follow the sections below depending on the used imperix IP version.

## Upgrading to 3.9 Rev. 4

When upgrading the imperix IP to **version 3.9 Rev. 4 or later**, the following changes must be made

1. The interface **BBOX** was added, make sure to connect it to the top-level interface



Added BBOX interface

2. **private\_in** and **private\_out** size changed, make sure to update the top-level ports accordingly



The private\_in and private\_out size changed

3. After these changes, re-generate the top-level HDL wrapper. To make sure Vivado apply the change properly, we recommend deleting the `top_wrapper.vhd` and re-create the HDL wrapper.

In SDK 2024.1, a new feature called the [synchronous averaging](#) has been introduced. ADC channels with synchronous averaging enabled only output a new value once per `CLOCK_0` period, regardless of the oversampling ratio set in the `CONFIG` block. When using an oversampling ratio, we recommend disabling the synchronous averaging option in the ADC blocks.

# Upgrading to 3.9 Rev. 5


If upgrading from an older version, do not miss the **upgrading to 3.9 Rev.4** section above.

The imperix IP version 3.9 Rev. 5 brings the following changes. Additional information are provided after the procedure.

- The **SBI** and **SBO** interfaces were replaced by the memory-mapped **SBIO\_BUS**. The provided VHDL module **sbio\_registers.vhd** makes the bridge between the SBIO\_BUS and the traditional SBI and SBO interfaces that were present in the imperix IP 3.9 Rev. 4 and earlier
- The **sbio\_interconnect.vhd** was added for convenience

## Upgrade procedure


1. In **<project\_dir>/ix\_repo/**
  - replace **AXIS\_interface.vhd**
  - add **sbio\_interconnect.vhd** and **sbio\_registers.vhd**



2. If using the AXI-Stream interface (**AXIS\_interface.vhd**)

In Vivado, click Refresh Changed Modules then reconnect the SBIO\_BUS interface.






sbio\_register module that converts SBIO\_BUS to SBI and SBO

## What's new in 3.9 Rev. 5 (SDK 2024.2)


**The SBI and SBO interfaces were replaced by the memory-mapped SBIO\_BUS.**

In the future, this bus allows addressing up to 1024 registers as well as using interconnects for an increase in flexibility.



Memory-mapped SBIO\_BUS signals

**The provided VHDL module sbio\_registers.vhd makes the bridge between the SBIO\_BUS and the traditional SBI and SBO interfaces**




sbio\_register module that converts SBIO\_BUS to SBI and SBO




## The sbio\_interconnect was added for convenience

The SBIO interconnect increases the number of SBIO\_BUS interfaces, allowing to connect multiple SBIO modules as illustrated below.





sbio\_interconnect

The address mapping of the SBIO interconnect is shown below, it divides the SBIO addressable range in 4 smaller areas.



sbio\_interconnect memory mapping

As an example, to write to **SBO\_reg\_03** of an sbio\_registers block connected to **S2\_SBIO\_BUS**, The user has to use an SBO block to register number  $512+3=515$ .



## What's new in 3.10 (SDK 2024.3 and SDK 2025.1)

In version 3.10, the IP becomes configurable:

- The SFP port can be repurposed by the user, to use the [Aurora protocol](#) for instance.
- Unused resources can be removed, to save up FPGA resources.

### Repurposing the SFP ports


An example of SFP port repurposing is available on the page [Example of FPGA-based Aurora 8B/10B communication](#).



Checking the box “Disable RealSync on SFP 0” will reveal the **txn**, **txp**, **rxn**, and **rxp** ports, as well as the **GT** interface, which contains the *Shared Logic* ports.




The image below shows how an Aurora 8B10B IP can be used on the SFP port. Make sure that the “**GT Refclk**” parameter is set to 250 MHz and that the “**include Shared Logic in example design**” is checked. The other parameters can be changed freely.



An example of block design showing how to set up communication with Aurora is available [here](#).

## Saving FPGA resources

Some modules can be removed from the design to free FPGA resources. For now, only PWM modulators can be removed, but in the future we intend to allow disabling additional modules (for instance modules only used by the [TPI8032](#)) to make even more FPGA resources available to the user.



Settings to remove unused PWM modulators to save resources in the FPGA sandbox

The table below summarize the resources saved for each option. The percentages indicate the percentage of resources used by the component compared to the total resources available in the FPGA. Checking all the boxes frees around 18% of FPGA resources. With all the boxes ticked, the imperix IP takes around 30% of the FPGA resources available in the FPGA.

Resource usage	Slice LUTs	Slice registers
CB-PWM lane 0 to 7	1619 (2.39%)	12165 (1.38%)
CB-PWM lane 8 to 15	1619 (2.39%)	12165 (1.38%)
CB-PWM lane 16 to 23	1619 (2.39%)	12165 (1.38%)
CB-PWM lane 24 to 31	1619 (2.39%)	12165 (1.38%)
SS-PWM	2732 (3,48%)	3305 (2,10%)
PP-PWM	4303 (5,47%)	9162 (5,83%)

FPGA resources saved for each option

Back to [FPGA development homepage](#)