

# Upgrading the imperix firmware IP

PN174 | Posted on April 16, 2026 | Updated on April 27, 2026



François LEDENT

Development Engineer

imperix • [in](#)

---

## Table of Contents

- [Do I need to upgrade?](#)
- [How to upgrade the imperix firmware IP](#)
- [Upgrading a project from Gen 3 to Gen 4](#)

This page describes how to upgrade the imperix IP in an existing sandbox project, whether to restore compatibility with a newer SDK version or to access recent improvements. It also covers migration from a design targeting a Gen 3 controller (B-Box 3, B-Box Micro, B-Board PRO, TPI8032) to Gen 4 (B-Box 4).

### Note on FPGA development for imperix controllers

Customizing the FPGA firmware involves instantiating the [imperix firmware IP](#) within AMD/Xilinx Vivado to edit the surrounding programmable logic, known as the sandbox. For step-by-step instructions on creating the required FPGA sandbox template, refer to the [getting started](#) guide.

## Do I need to upgrade?

Upgrading is **not always mandatory**. Starting with SDK 2024.3, upgrading the SDK no longer requires re-generating the FPGA bitstream.

An upgrade is only needed if:

- The current firmware IP is incompatible with the target SDK version (see table below)
- Access to new features and improvements is desired (see change logs on the [download](#) page)

SDK Version	Compatible imperix IP	Minimal Vivado version required
2026.1	3.10 Rev. 3 (Gen 3) / 4.0 Rev. 0 (Gen 4)	2023.2
2025.1, 2025.2, 2026.1	3.10 Rev. 1	2022.1
2024.3, 2025.1, 2025.2, 2026.1	3.10 Rev. 0	2022.1
2024.2	3.9 Rev. 5	2022.1
2024.1	3.9 Rev. 4	2022.1
3.8.x.x	3.8 Rev. 1	2022.1
3.7.x.x	3.7 Rev. 1	2021.1
3.6.x.x	3.6 Rev. 1	2019.2
3.4.x.x / 3.5.x.x	3.4 Rev. 1	2019.2

## How to upgrade the imperix firmware IP


The table below indicate which procedure to follow to update the imperix firmware IP to the latest version.

- **Procedure A** – Simple file replacement. The imperix firmware IP is pin-compatible; no block design changes needed.
- **Procedure B** – Interface changes require reconnecting signals in the block design.

imperix firmware IP version	SDK Version	Upgrade required for SDK 2026.1?	Procedure to follow
3.10 Rev. 0–2	2024.3 to 2025.2	No	Procedure A
3.9 Rev. 5	2024.2	Yes	Procedure A
3.9 Rev. 4 and older	2024.1 and older	Yes	Procedure A then Procedure B

# How to find the current imperix IP version

In Vivado, go to Reports → Report IP Status and look for the IMPERIX\_FW IP. The version is shown in the “Current Version” column. If no revision number is displayed, the revision is 0.



Source File	IP Status	Recommendation	Change Log	IP Name	Current Version	Recommended Version	License	Current Part
/ix_reg_to_dual_axis_0	Up-to-date	No changes required		ix_reg_to_dual_axis_v1_0	1.0 (Rev. 1)	1.0 (Rev. 1)	Included	xczu7ev-ffvc1156-2-i
/fp_32bit_12	Up-to-date	No changes required	More info	Floating-point	7.1 (Rev. 16)	7.1 (Rev. 16)	Included	xczu7ev-ffvc1156-2-i
/fp_16bit_6	Up-to-date	No changes required	More info	Floating-point	7.1 (Rev. 16)	7.1 (Rev. 16)	Included	xczu7ev-ffvc1156-2-i
/fp_32bit_0	Up-to-date	No changes required	More info	Floating-point	7.1 (Rev. 16)	7.1 (Rev. 16)	Included	xczu7ev-ffvc1156-2-i
/fp_16bit_3	Up-to-date	No changes required	More info	Floating-point	7.1 (Rev. 16)	7.1 (Rev. 16)	Included	xczu7ev-ffvc1156-2-i
/fifo_aurora1_rx	Up-to-date	No changes required	More info	AXI4-Stream Data FIFO	2.0 (Rev. 11)	2.0 (Rev. 11)	Included	xczu7ev-ffvc1156-2-i
/ix_axis_interface_32bit	Up-to-date	No changes required		ix_axis_interface_24adc32_v1_0	1.0 (Rev. 1)	1.0 (Rev. 1)	Included	xczu7ev-ffvc1156-2-i
/IXIP	Up-to-date	No changes required		IMPERIX_FW	4.0	4.0	Included	xczu7ev-ffvc1156-2-i
/fp_16bit_8	Up-to-date	No changes required	More info	Floating-point	7.1 (Rev. 16)	7.1 (Rev. 16)	Included	xczu7ev-ffvc1156-2-i
/fp_32bit_6	Up-to-date	No changes required	More info	Floating-point	7.1 (Rev. 16)	7.1 (Rev. 16)	Included	xczu7ev-ffvc1156-2-i
/pwm_padding	Up-to-date	No changes required	More info	Constant	1.1 (Rev. 8)	1.1 (Rev. 8)	Included	xczu7ev-ffvc1156-2-i
/fp_32bit_4	Up-to-date	No changes required	More info	Floating-point	7.1 (Rev. 16)	7.1 (Rev. 16)	Included	xczu7ev-ffvc1156-2-i
/dummy_drp_3	Up-to-date	No changes required		dummy_drp_v1_0	1.0 (Rev. 1)	1.0 (Rev. 1)	Included	xczu7ev-ffvc1156-2-i
/fifo_aurora3_rx	Up-to-date	No changes required	More info	AXI4-Stream Data FIFO	2.0 (Rev. 11)	2.0 (Rev. 11)	Included	xczu7ev-ffvc1156-2-i


In this screenshot the imperix firmware IP version is **4.0 Rev. 0**

## Procedure A: Update imperix files

From 3.9 Rev. 4 onwards, the imperix IP is pin-compatible, so no block design changes are needed. The procedure only consists of updating the source files and clicking “Generate Bitstream.”

### Steps:

1. Recommended: **back up the entire project** before making any changes.
2. **Download** the `FPGA_Sandbox_template_*.zip` for the target SDK version from the [Downloads page](#) and unzip it.
3. **Replace IP folders:** In `<project_dir>/ix_repo/`, replace the interfaces and ips folders with those from the downloaded template.



### 4. Replace constraints file:


- Copy the new constraints file to `<project_dir>/constraints/`



- If custom modifications were made (e.g., USB pins), **transfer those changes to the new file**

Name	Date modified	Type
sandbox_pins_3.9rev4.xdc	05/09/2024 10:18	XDC File
sandbox_pins_3.9rev5.xdc	05/09/2024 10:23	XDC File

### 5. Update Vivado project:


- Open the Vivado project
- Remove the old constraints file from Sources
- Add the new constraints file






## 6. Upgrade the IP:

- Open the **Report IP Status**
- Right-click the imperix IP block → **Upgrade IP**
- Warnings during upgrade are to be expected






## Procedure B: Update block design

Versions prior to 3.9 Rev. 4 introduced interface changes that are not pin-compatible. The procedure involves reconnecting signals in the block design and updating HDL files.


1. **Back up the entire project** before making any changes.
2. **Connect** the new BBOX interface to the top-level interface port.



3. **Update the top-level ports** for private\_in and private\_out to match the new sizes.





4. **Regenerate** the HDL wrapper:
  - o Delete top\_wrapper.vhd
  - o Close the project
  - o Reopen the project
  - o Right-click block design → **Create HDL Wrapper**
5. **Update HDL files** in <project\_dir>/hdl/:
  - o Replace AXIS\_interface.vhd with the new version
  - o Add sbio\_interconnect.vhd and sbio\_registers.vhd
6. **Add sources in Vivado:** Add the new .vhd files to the project sources.




### 7. If using AXI-Stream interface:

- Click **Refresh Changed Modules** in Vivado
- Connect the SBIO\_BUS interface between the imperix IP and AXIS\_interface




## 8. If using SBI/SBO registers:

- Add the sbio\_registers module to the block diagram
- Connect existing logic to sbio\_registers (which now provides the SBI/SBO interfaces)
- Connect SBIO\_BUS from the imperix IP to sbio\_registers



## 9. If multiple SBIO interfaces are needed

- Add sbio\_interconnect to the block diagram
- Connect it to the SBIO\_BUS port of the imperix IP
- Use the interconnect's multiple output ports for the relevant modules




## Upgrading a project from Gen 3 to Gen 4

This guide covers the migration of an existing FPGA sandbox project from Gen 3 (imperix IP 3.10+) to Gen 4 (imperix IP 4.0) hardware.

### Migration Procedure

1. **Back up the entire project** before making any changes.
2. **Change the Target Device**
  - o Open the project in Vivado 2023.2 or later
  - o Go to **Settings** → **General** → **Project device**
  - o Change the device from xc7z030fbg676-3 to xczu7ev-ffvc1156-2-i




### 3. Replace the imperix IP

- Navigate to the project directory: <project\_dir>/ix\_repo/ips/
- Delete the existing imperix IP folder
- Copy the imperix IP from the Gen 4 template (ix\_repo/ips/) into the project

### 4. Refresh IP Repositories

- In Vivado, open the **IP Catalog**
- Right-click and select **Refresh All Repositories**




## 5. Upgrade IPs

- Open the **IP Status** window (Reports → Report IP Status)
- Click **Rerun** to refresh the status
- Select all outdated IPs and click **Upgrade Selected**
- Warnings during upgrade are to be expected

Source File	Recommendation	Change Log	IP Name	Current Version	Recommended Version	License	Current Part
top (0)							
✓ JDXP	IP major version change. IP part change. IP definition 'IMPEROR_FW (3.10)' changed on disk	Upgrade IP	IMPEROR_FW	3.10 (Rev. 1)	4.0 (Rev. 1)	Included	xc7z030fpg676-3
✓ /ix_axis_interface	IP part change	Retarget IP	ix_axis_interface_v1_0	1.0 (Rev. 1)	1.0 (Rev. 1)	Included	xc7z030fpg676-3
✓ /JUSER_ID	IP revision change. IP part change	Upgrade IP	Constant	1.1 (Rev. 7)	1.1 (Rev. 8)	Included	xc7z030fpg676-3
✓ /axis_broadcaster	IP revision change. IP part change	Upgrade IP	AXI4-Stream Broadcaster	1.1 (Rev. 25)	1.1 (Rev. 28)	Included	xc7z030fpg676-3
✓ /rint16_to_single	IP revision change. IP part change	Upgrade IP	Floating-point	7.1 (Rev. 14)	7.1 (Rev. 16)	Included	xc7z030fpg676-3
✓ /multiplier	IP revision change. IP part change	Upgrade IP	Floating-point	7.1 (Rev. 14)	7.1 (Rev. 16)	Included	xc7z030fpg676-3

## 6. Replace the Constraints File

- If custom modifications were made to the constraints file, those changes must be manually transferred to the new file.
- Copy the constraints file from the Gen 4 template (constraints/) to the project's constraints/ folder, replacing the old file
- In Vivado, go to the **Sources** tab
- Remove the old constraints file from the project
- Add the new constraints file



## 7. Update Block Design Ports

The Gen 4 design has different external ports. Several ports from Gen 3 no longer exist or have changed sizes, and new ports must be created.

Action	Signals / Ports
Remove	flt, gpi, gpo, pwm, private_in, private_out
Keep	BBOX, DDR, FIXED_IO
Create	private_in, din, dout, private_io, private_out

There are two options for this step:

### Option A: Automated Script (Recommended)

If no custom use of external ports (such as gpi or pwm) was made, the provided Tcl script can automate the port changes.

1. Download the migration script:

[Download gen3\\_to\\_gen4\\_migration.zip](#)

2. Unzip it and place it in the scripts/ folder at the root of the project

3. In the Vivado Tcl Console, run:


```
cd [get_property DIRECTORY [current_project]]
source ../../scripts/gen3_to_gen4_migration.tcl
Code language: Tcl (tcl)
```

The script will remove obsolete ports, create and connect new external ports, and regenerate the HDL wrapper.

### Option B: Manual Update

1. In the block design, delete the obsolete ports listed above

2. On the IXIP block, right-click the private\_in, din, dout, private\_io, and private\_out pins and select **Make External**.



3. Rename each new port by removing the `_0` suffix
4. In the **Sources** tab, delete the existing `top_wrapper.vhd` (or `.v`)
5. Right-click on the block design file and select **Create HDL Wrapper**
6. Wait for Vivado to finish updating

## Additional considerations

### Accessing additional ADC channels with the AXI4-Stream interface

Gen 4 provides 24 ADC channels compared to 16 on Gen 3. To access the additional channels replace `AXIS_interface.vhd` with `AXIS_interface_24adc.vhd`

The original `AXIS_interface.vhd` remains compatible but only provides access to 16 of the 24 channels.

### Updating the PWM port width

The `sb_pwm` port has been extended from 32-bit to 48-bit. If the design uses this port, update the signal width to avoid warnings.

### Using SFP port with Aurora IP

If the Gen 3 project uses Aurora for SFP communication, manual work is required to port the design. The Aurora IP configuration and interfaces have evolved between device families, so parameter settings and connections will likely need adjustment.

## Final verification

After completing the migration, we recommend to:

- Run Validate Design on the block design
- Run synthesis and review any warnings
- Verify that all custom logic connections are intact

## Legacy IPs for older SDKs

For users who need to maintain older projects.

<b>C++ or ACG SDK</b>	<b>imperix IP version</b>	<b>Minimal Vivado version required</b>	<b>Download</b>
3.4.x.x 3.5.x.x	3.4 Rev. 1	2019.2	<a href="#">sandbox_sources_3.4.zip</a>
3.6.x.x	3.6 Rev. 1	2019.2	<a href="#">sandbox_sources_3.6.zip</a>
3.7.x.x	3.7 Rev. 1	2021.1	<a href="#">sandbox_sources_3.7.zip</a>
3.8.x.x	3.8 Rev. 1	2022.1	<a href="#">sandbox_sources_3.8.zip</a>
<i>internal only</i>	3.9 Rev. 1 to 3	2022.1	<i>internal only</i>
2024.1	3.9 Rev. 4	2022.1	<a href="#">Sandbox_template_3.9rev4.zip</a>
2024.2	3.9 Rev. 5	2022.1	<a href="#">Sandbox_template_3.9rev5.zip</a>