

# CONFIG - Control task configuration

SD001 | Posted on April 2, 2021 | Updated on July 24, 2025



Stéphane LOVEJOY

Senior Software Developer

imperix • in

---

## Table of Contents

- [Simulink block](#)
  - [Signal specification](#)
  - [Control task parameters](#)
  - [Advanced sampling parameters](#)
  - [Simulation parameters](#)
  - [Power library](#)
- [PLECS block](#)
  - [Signal specification](#)
  - [Control task parameters](#)
  - [Advanced sampling parameters](#)
  - [Simulation parameters](#)
- [C++ functions](#)

The CONFIG block is mandatory and serves to:

- configure the main time base of the model (control task frequency)
- configure the ADC sampling


This block also configures various model parameters and generates signals used in simulation. More information regarding the simulation is available in the following notes:

- [Simulation essentials with Simulink \(PN135\)](#)
- [Simulation essentials with PLECS \(PN137\)](#)

## Simulink block

### Signal specification

- The first output is the PWM clock signal and can be connected to the > input of the PWM blocks to set their frequency to the CLK\_0 frequency.
- The second output is the sampling signal and must be connected to the > input signal of all the ADC blocks of the model.



The simulation behavior of these signals is described in [Simulation essentials with Simulink \(PN135\)](#).

The CONFIG block embeds a CLK block to configure CLOCK\_0. More information on the CLK block can be found in the related note: [CLK – Clock generator](#).

### Control task parameters

- **Clock frequency:** sets the frequency of CLOCK\_0, which is the time base for the ADC sampling, the control task execution, and the switching frequency of the connected PWM blocks.

- **Sampling phase:** sets the ADC sampling phase relative to CLOCK\_0. The control task is executed right after the sampled values are available.
- **Postscaler:** divides the control task frequency such as control task frequency [Hz] =  $\frac{\text{CLOCK\_0 frequency}}{\text{postscaler}}$   
The postscaler parameter has no impact on the sampling frequency.

## Advanced sampling parameters

- The **oversampling** parameter allows selecting an oversampling ratio and having equidistant sample events (evenly distributed)
- The **ADC acquisition delay** corresponds to the acquisition and conversion process time of the ADC chip. This parameter can take multiples values because the B-Box analog frontend ADC chips are not the same as the ones embedded into B-Board PRO. It can be set to:
  - 2000 ns (compatible with the B-Box RCP, B-Box Micro, B-Board PRO or TPI)
  - 500 ns (compatible with the B-Box Micro, B-Board PRO or TPI)

Further documentation on how to benefit from the oversampling option is available in [Oversampling\\_\(PN154\)](#).

## Simulation parameters

The **cycle delay** represents the total control execution time. As such, this sums up the delays involved in the control dynamics (ADC acquisition, data read, control task execution, data write). It is used in simulation mode only and serves to accurately model the time at which the PWM parameters are actually updated. This is part of the total actuation delay, whose modeling is required in order to accurately simulate control dynamics.

This value can be expressed in seconds (s) or as a ratio relative to the CLOCK\_0 period (Period).

As the **cycle delay** cannot be anticipated before the control code is run on the target, this parameter must be measured during run time. To this end, Cockpit provides the necessary information in the *Target timings* tab.

## Power library

Please refer to the [Getting started with Imperix Power library](#) page.

Block Parameters: Configuration1

Simulink configuration

Performs the basic configuration of the model. Configures the main time base of the model (control task) and sampling signal using CLOCK\_0.

- The first output signal sets the frequency of the connected PWM blocks.
- The second output triggers the sampling of the connected ADC blocks.

Model execution purpose

☒ Simulation

☐ Automated Code Generation

Draw sampling and control task information

Parameters initialization file

☐ Execute script file at init (.m) File name: param.m

Control task   **Advanced sampling**   Simulation   Power library

CLOCK\_0 frequency (Hz) 20e3

Sampling phase (0 to 1) 0.5

Postscaler 0

Additional clocks are available by using a 'Clock' block.  
[Add a 'Clock' block to the model.](#)

OK Cancel Help Apply

Block Parameters: Configuration1

Simulink configuration

Performs the basic configuration of the model. Configures the main time base of the model (control task) and sampling signal using CLOCK\_0.

- The first output signal sets the frequency of the connected PWM blocks.
- The second output triggers the sampling of the connected ADC blocks.

Model execution purpose

☒ Simulation

☐ Automated Code Generation

Draw sampling and control task information

Parameters initialization file

☐ Execute script file at init (.m)

File name

param.m

Control task

Advanced sampling

Simulation

Power library

Variable-step solver parameters

Max step size

auto

Min step size

auto

Relative tolerance

1e-3

Simulated computation delay

Cycle delay

0.2

:

Unit

Period

The cycle delay is sum of all the delays involved in the control dynamics (ADC acquisition, data read, control task execution, data write)

OK

Cancel

Help

Apply

Block Parameters: Configuration1

Simulink configuration

Performs the basic configuration of the model. Configures the main time base of the model (control task) and sampling signal using CLOCK\_0.

- The first output signal sets the frequency of the connected PWM blocks.
- The second output triggers the sampling of the connected ADC blocks.

Model execution purpose

☒ Simulation

☐ Automated Code Generation

Draw sampling and control task information

Parameters initialization file

☐ Execute script file at init (.m)

File name

param.m

Control task

Advanced sampling

Simulation

Power library

Oversampling configuration

Oversampling

Disabled

Acquisition parameter

ADC acquisition delay


2000 ns (B-Box RCP, B-Box Micro, B-Board PRO or TPI)

OK

Cancel

Help


Apply



## PLECS block

### Signal specification

- The **Task** output must be connected to the *Control Task Trigger* block. The *Control Task Trigger* nominal base sample time must be equal to  $\text{postscaler}/\text{CLOCK\_0}$  frequency.
- The **PWM** clock signal must be connected to the > input of the PWM blocks to set their frequency to the  $\text{CLOCK\_0}$  frequency.
- The **ADC** clock output is the sampling signal. It must be connected to the > input signal of all the ADC blocks of the model.



The simulation behavior of these signals is described in [Simulation essentials with PLECS \(PN137\)](#).

The CONFIG block embeds a CLK block to configure  $\text{CLOCK\_0}$ . More information on the CLK block can be found in the related note: [CLK – Clock generator](#).

### Control task parameters

- **CLOCK\_0 frequency**: sets the frequency of  $\text{CLOCK\_0}$ , which is the time base for the ADC sampling, control task execution, and the switching frequency of the connected PWM blocks.
- **Sampling phase**: sets the ADC sampling phase relative to  $\text{CLOCK\_0}$ . The control task is always executed right after the sampled values are available.
- **Postscaler**: divides the control task frequency such as control task frequency  $[\text{Hz}] = \frac{\text{CLOCK\_0 frequency}}{\text{postscaler}}$ .  
The postscaler parameter has no impact on the sampling frequency.

### Advanced sampling parameters

- The **oversampling** parameter allows selecting an oversampling ratio and having equidistant sample events (evenly distributed).
- The **ADC acquisition delay** corresponds to the acquisition and conversion process time of the ADC chip. This parameter can take multiples values because the B-Box analog frontend ADC chips are not the same as the ones embedded into B-Board PRO.
- It can be set to:

- 2000 ns (compatible with the B-Box RCP, B-Box Micro, B-Board PRO or TPI)
- 500 ns (compatible with the B-Box Micro, B-Board PRO or TPI) **ADC acquisition delay** can be set to:

Further documentation on how to benefit from the oversampling option is available in [Oversampling \(PN154\)](#).

## Simulation parameters

The **cycle delay** represents the total control execution time. As such, this sums up the delays involved in the control dynamics (ADC acquisition, data read, control task execution, data write). It is used in simulation mode only and serves to accurately model the time at which the PWM parameters are actually updated. This is part of the total actuation delay, whose modelling is required in order to accurately simulate control dynamics.

This value can be expressed in seconds (s) or as a ratio relative to the CLOCK\_0 period (Period).

As the **cycle delay** cannot be anticipated before the control code is run on the target, this parameter must be measured during run time. To this end, [Cockpit](#) provides the necessary information in the *Timing info* panel.

**Block Parameters: Central\_PV\_Inverter\_v2/Controller/Configuration**

Configuration (mask) (link)

Performs the basic configuration of the model. Configures the main time base of the model (control task) and sampling signal using CLOCK\_0.

- The Task output signal must be connected to the "Control Task Trigger" block.
- The PWM output signal sets the switching frequency of the connected PWM modulators.
- The ADC output signal triggers the sampling of the connected ADC blocks.

Control task    Advanced sampling    Simulation

CLOCK\_0 frequency [Hz]:  
f\_clk0 ☐

Sampling phase [0 to 1]:  
0.5 ☐

Postscaler:  
0 ☐

OK Cancel Apply Help

**Block Parameters: Central\_PV\_Inverter\_v2/Controller/Configuration**

Configuration (mask) (link)

Performs the basic configuration of the model. Configures the main time base of the model (control task) and sampling signal using CLOCK\_0.

- The Task output signal must be connected to the "Control Task Trigger" block.
- The PWM output signal sets the switching frequency of the connected PWM modulators.
- The ADC output signal triggers the sampling of the connected ADC blocks.

Control task    Advanced sampling    Simulation

Cycle delay [s]:  
5e-6 ☐

OK Cancel Apply Help

**Block Parameters: Central\_PV\_Inverter\_v2/Controller/Configuration**

Configuration (mask) (link)

Performs the basic configuration of the model. Configures the main time base of the model (control task) and sampling signal using CLOCK\_0.

- The Task output signal must be connected to the "Control Task Trigger" block.
- The PWM output signal sets the switching frequency of the connected PWM modulators.
- The ADC output signal triggers the sampling of the connected ADC blocks.

Control task    Advanced sampling    Simulation

Oversampling:  
Disabled ☐

ADC acquisition delay:  
2000 ns (B-Box RCP, B-Box Micro, B-Board PRO or TPI) ☐

OK Cancel Apply Help

## C++ functions

ConfigureMainInterrupt — Configure the control task routine

```
void ConfigureMainInterrupt(tUserSafe (*userCallback)(void), tClock clock, float phase, unsigned int postscaler=0)
```

Configures the user control task routine.

### Parameters

- userCallback: pointer on the control task callback function that is called at each interrupt
  - clock: defines the clock used to trigger the sampling and interrupt
  - phase: sets the ADC sampling phase relative to CLOCK\_0. The interrupt is executed right after the ADC acquisition ended.
- poscaler: divides the interrupt frequency such as control task frequency [Hz] =  $\frac{\text{CLOCK\_0 frequency}}{\text{postscaler}}$

The postscaler parameter has no impact on the sampling frequency.

The ADC sampling phase is set using the ConfigureMainInterrupt function. However, if oversampling is required, additional sampling instants can be configured using the ADC function `Adc_SetUserOversampling()` documented in [ADC – Analog data acquisition](#).