Space Vector Modulation (SVM)

TN145 | Posted on August 9, 2021 | Updated on May 7, 2025



Simon STROBL
Product Director
imperix • in

Table of Contents

- Space vector modulation for two-level inverters
 - Active and zero space vectors
 - Voltage synthesis with space vector modulation
- Space vector modulation for three-level inverters
- Experimental validation of space vector modulation
 - Implementation using MATLAB Simulink
 - Experimental setup
- Academic references

What is the space vector modulation technique (SVM) and how does it work? To answer these questions, this article introduces first the notions of active and zero space vectors and their representation in the Clarke referential. It presents then how to use space vectors to synthesize any output voltage with two or three-level inverters.


A demonstration code example is provided and freely available. It can be tested in simulation using imperix <u>ACG SDK</u> and validated in the laboratory with a <u>B-Box RCP</u> programmable controller and <u>PEB half-bridge power modules</u>.



Space vector modulation for two-level inverters

Active and zero space vectors

Space vector modulation is an alternative to the <u>Carrier-Based modulation technique</u> that is used in the <u>Three-phase Voltage Source Inverter (VSI)</u> application note. Both methods are similar, in the sense that they transform a reference voltage into switching signals for the inverter. However, SVM operates in the <u>Clarke referential</u> $(\alpha\beta)$ rather than the abc one [1]. The topology of a two-level three-phase inverter is presented in the figure below.



Topology of a two-level inverter with an RL load

In the $\alpha\beta$ frame, each switching state of the inverter is represented by a space vector. Then, since the DC bus should not be short-circuited, the upper and lower switches of each leg must operate in a complementary way. As such, there are only eight possible switching states for the inverter. In this note, the state of a leg is "1" if the upper switch is conducting, and "0" if the lower switch is conducting.

The eight possible space vectors are summarized in the table below: V_0 and V_7 are called zero space vectors as they do not produce any phase voltage. By contrast, V_1

to V₆ produce non-zero phase voltages and are called active space vectors.

Space vector	State leg A	State leg B	State leg C	v _a	v _b	v _c
V ₀	0	0	0	0	0	0
V ₁	1	0	0	2 V _{DC} /3	-V _{DC} /3	-V _{DC} /3
V ₂	1	1	0	V _{DC} /3	V _{DC} /3	-2 V _{DC} /3
V ₃	0	1	0	V _{DC} /3	2 V _{DC} /3	- V _{DC} /3
V ₄	0	1	1	-2 V _{DC} /3	V _{DC} /3	V _{DC} /3
V ₅	0	0	1	-V _{DC} /3	-V _{DC} /3	2 V _{DC} /3
V ₆	1	0	1	V _{DC} /3	-2 V _{DC} /3	V _{DC} /3
V ₇	1	1	1	0	0	0

Possible switching states of the inverter with the corresponding phase voltages


Voltage synthesis with space vector modulation

The space vector modulation method has only eight space vectors at its disposal. However, other space vectors can be synthesized – on average – by alternating several active and zero vectors over a switching period T_{sw} of the modulator. For example, the active vectors V_1 and V_2 can be used to synthesize a reference space vector $V_{\alpha\beta}^*$ with an angle between 0 and 60° – see the figure below – while the zero vectors V_0 and V_7 allow reducing the amplitude of this reference vector. The amplitude of the average space vector is then expressed as


$$ec{V}_{lphaeta}^{*} = rac{T_{1}ec{V}_{1} + T_{2}ec{V}_{2} + T_{0}ec{V}_{0} + T_{7}ec{V}_{7}}{T_{sw}},$$

with T_1 , T_2 , T_0 , and T_7 , the application times of each vector. In the literature, the application times are also referred to as *dwell times* [1].

When synthesizing a space vector with SVM, the feasible space in the $\alpha\beta$ plane is a hexagon, as shown in the figure below. Then, the active space vectors divide the hexagon into six triangular sectors. In the first sector, the active vectors V_1 and V_2 are used.




Synthesis of a reference space vector with the active vectors V_1 and V_2 , and the zero vectors V_0 and V_7




Representation of the active and zero space vectors in the $\alpha\beta$ plane, and division in six sectors

The <u>SV-PWM modulator</u> from <u>imperix libraries</u> will automatically select the appropriate active vectors and choose the dwell times, based on the angle and the amplitude of the input reference space vector. The switching sequence is then made symmetrical in order to minimize switching losses. The figures below illustrate how

the same active and zero space vectors can produce different switching patterns (or PWM signals) for sector I, which are either optimal or sub-optimal in terms of switching losses.




Optimal switching pattern



Sub-optimal switching patterns


For reference, the optimal switching patterns for each sector are presented in the next figure.



Optimal switching patterns for each sector


Space vector modulation for three-level inverters

The space vector modulation technique for two-level inverters can be generalized to three levels [2]. A three-level converter has three possible switching states per leg, denoted P (positive output voltage), N (negative output), and 0 (zero output). In total, the converter has 27 possible switching states. NPC inverters are a typical example of three-level converters (see the topology below).




Topology of a three-level Neutral Point Clamp (NPC) inverter with an RL load

As for the two-level inverter, each switching state is represented by a space vector in the Clarke referential. Similarly, the feasible space in the Clarke referential is also a hexagon, as shown below. In terms of voltage synthesis, a three-level converter has more degrees of freedom, since it has more space vectors at disposal. Nevertheless, the same basic concept as before applies: look for the closest active and zero vectors, and alternate between them to produce the reference space vector on average.



Representation of the active and zero space vectors in the $\alpha\beta$ plane for an NPC converter

In order to find appropriate active and zero vectors to apply, the <u>SV-PWM modulator</u> from <u>imperix libraries</u> uses a hexagonal coordinate system, as presented in [2], rather than a division in six sectors. While the search method differs from the two-level variant of the algorithm, switching patterns are constructed with the same logic: commutations are avoided as much as possible to limit switching losses. The figure below illustrates an example of an optimal switching pattern generated by a three-level converter.




Example of optimal switching pattern with three levels

Experimental validation of space vector modulation

Implementation using MATLAB Simulink

The attached Simulink model provides an example of a current controller similar to the one presented in the <u>vector current control</u> note. However, a space vector modulation technique is used instead of a carrier-based one. The power converter is a two-level three-phase inverter.

Download SVM control model




Current controller implementation in Simulink, using space vector modulation to produce the PWM signals

As explained in SVPWM vs SPWM modulation techniques, the maximum amplitude of the reference space vector is limited by the DC bus voltage. When normalized with respect to the DC bus, the maximum output voltage can only reach $2/\sqrt{3}\approx 1.15$ p.u. before entering the overmodulation region. If this threshold is exceeded, the load currents would be distorted, which is undesired for current control. For this reason, the control should saturate the output voltage.

Let us call m_{α} and m_{β} the components of the reference space vector. If the norm is larger than 1.15, it exceeds the limit by a ratio

$$R=rac{\sqrt{m_lpha^2+m_eta^2}}{1.15}.$$

In this case, the α and β components should be reduced by a factor R to avoid entering the overmodulation region, as shown below. While saturating, the current controller cannot follow its d and q references, since it cannot produce the required output voltage [3]. As such, the integrator of each PI regulator should be disabled, to prevent accumulating the error. The <u>SV-PWM modulator</u> from <u>imperix libraries</u> has a built-in saturation mechanism. However, by implementing the saturation externally – as shown below – one has access to a boolean signal that notifies the current controller if it operates in the saturation region. As such, the controller can conditionally disable its integrator.



Saturation of the normalized reference space vector

Experimental setup


During the experiments, the two-level converter was connected to a balanced threephase RL load, under the following conditions:

• DC bus voltage: 100 V

• Control frequency and sampling: 20 kHz


Sampling phase: 0.5
Load resistance: 8.5 Ω
Load inductance: 2.5 mH

The experimental setup is presented in the picture below. The power converter is built from 3x <u>PEB 8024 phase-leg modules</u> and is controlled by a <u>B-Box RCP prototyping controller</u>. The current control is implemented graphically using the <u>ACG SDK library for Simulink</u>.




Experimental setup

The performances of the current controller were validated experimentally by applying multiple steps on the d and q-axis current references. As illustrated below, the controllers of both axes manage to independently track their respective references, while rejecting perturbations.



Experimental performances of the current control with space vector modulation

For the sake of completeness, the experimental measurements of the three-phase load currents are also illustrated below.



Experimental measurements of the three-phase load currents

Academic references

- [1] Slobodan N. Vukosavic, "Grid-Side Converters Control and Design", Springer, 2018, ISBN: 978-3-030-10346-0
- [2] N. Celanovic and D. Boroyevich, "A fast space-vector modulation algorithm for multilevel three-phase converters," in IEEE Transactions on Industry Applications, vol. 37, no. 2, pp. 637-641, March-April 2001, doi: 10.1109/28.913731.
- [3] Karl J. Åström and Tore Hägglund, "PID Controllers: Theory, Design and Tuning", Instrument Society of America, 1995, ISBN:1-55617-516-7