SBI – Sandbox input from FPGA
The Sandbox Input from FPGA (SBI) block reads the value of the SBI registers in the FPGA. It is used to transfer data from user-made…
These notes provide documentation for all the blocks and functions packed with ACG SDK and CPP SDK. Each page covers the configuration parameters and the use of a specific peripheral block within the Simulink, PLECS, and C++ environments.
The Sandbox Input from FPGA (SBI) block reads the value of the SBI registers in the FPGA. It is used to transfer data from user-made…
The CAN_out block implements an output mailbox that supports sending messages using the CAN bus protocol. To receive messages, the CAN in block should be…
The UDP output mailbox block allows sending up to 1024 bytes of data via Ethernet using the UDP/IP protocol (in SDK versions prior to 2025.2,…
The UDP input mailbox block allows receiving up to 1024 bytes of data via Ethernet using the UDP protocol (in SDK versions prior to 2025.2,…
The SV-PWM block generates PWM signals based on the Space Vector Modulation (SVM) algorithm. This algorithm determines the three vectors that are the closest to…
The FPGA sandbox PWM block allows driving the PWM output from a user-made modulator from within the FPGA. Information on FPGA edition is available on Editing…
The Direct output PWM block sets PWM output(s) directly to ‘0’ or ‘1’. This technique is typically used for Model Predictive Control (TN162) or Direct…
The carrier-based PWM block supports generating PWM signals using common digital carriers. The following configuration options are available: With sawtooth carriers, the duty-cycle and phase-shift…
The Pulse Width Modulators (PWM) share the dead-time generation and the activate/deactivate features, configured through the output mode, deadtime, and activate parameters. The said PWM…
At the hardware level, FLT inputs are special-purpose digital inputs that can be configured to generate a “hardware fault” in order to instantly disable all PWM outputs…
End of content
End of content