Introduction to HDL Coder
PN162HDL Coder is a MATLAB add-on that can generate VHDL and Verilog code from MATLAB functions or Simulink models. This approach can greatly accelerate rapid…
PN162
PN162
FPGA-based control of a grid-tied inverter
TN147This note presents an FPGA control implementation of a grid-tied current-controlled inverter. It combines several control modules presented in different Technical Notes to form a…
AXI4-Stream IPs from Xilinx
TN140This page presents some useful Xilinx IP cores for Vivado. These IPs use the widely used AXI4-Stream protocol to easily exchange data with other Xilinx…
FPGA implementation of a PLL for grid synchronization
TN143The operation of a grid-tied power converter (such as the 3-phases PV inverter) requires that the control software implements a grid synchronization technique. One well-known…
DQ current control using FPGA-based PI controllers
TN144Control algorithms for power electronics converters often rely on PI controllers executed on the CPU of the controller. That’s the technique used in most of…
FPGA-based decoder for a Delta-Sigma modulator
TN149This technical note shows how to build a decoder IP for a Delta-Sigma Modulator and establish communication with such a device through USR ports of…
Getting started with the TPI 8032
PN190This page explains how to get started with the TPI 8032 all-in-one programmable inverter. It provides an overview of the hardware architecture and detailed instructions…
Grid-Following Inverter (GFLI)
TN167This technical note introduces the working principle of a Grid-Following Inverter (GFLI) and presents an implementation example built with the TPI 8032 programmable inverter. What is…
Active Front End (AFE)
TN166This technical note introduces the working principle of an Active Front End (AFE) and presents an implementation example built with the TPI 8032 programmable inverter. The…
Virtual impedance for droop control
TN171This note introduces the virtual impedance method for power decoupling in resistive lines. An implementation example is provided to validate the virtual impedance method with…
End of content
End of content