Xilinx Vitis HLS introduction
PN164Xilinx Vitis HLS (formerly Xilinx Vivado HLS) is a High-Level Synthesis (HLS) tool developed by Xilinx and available at no cost. Vitis HLS allows the…
PN164-
-
Xilinx System Generator introduction
Xilinx System Generator for DSP (SysGen) is a MATLAB Simulink add-on that enables the development of architecture-level FPGA designs using graphical blocks programming. Users can…
-
Xilinx Model Composer introduction
Model Composer is a Simulink add-on software developed by Xilinx. It is a high-level synthesis (HLS) tool that allows the user to program an FPGA-based…
-
Multi-master feature for distributed networked control systems
This note focuses on the multi-master feature which allows executing control codes on multiple imperix power converter controllers interconnected using optical fiber (SFP). The imperix in-house…
-
Timing info tab in BB Control
The BB Control Timing info tab provides a graphical representation of the various computation and communication delays involved in the B-Board PRO and B-Box RCP…
-
SCLK multiplier configuration and utilization
In a standard configuration, the control algorithm executes immediately following each sampling event. The SCLK multiplier modifies this behavior by allowing multiple sampling events to…
-
Applying pre-recorded profiles as setpoints
PN152
This note presents a possible approach to apply pre-recorded profiles as setpoints for a control algorithm developed on Simulink with ACG SDK. It assumes the…
-
Discrete control delay identification
This product note explains how to compute the discrete control delay of a control algorithm running on an imperix controller. Context The execution of a…
-
Variable frequency operation with imperix controllers
This note covers the configuration and implementation of variable frequency operation with imperix controllers (B-Box RCP and B-BoardPRO). Changing the modulation frequency during the control…
-
Dead time selection for imperix power modules
PN115
Dead time is a brief non-conduction interval imposed across two complementary PWM signals to prevent a potentially damaging shoot-through inside the corresponding switching cell. Dead…
End of content
End of content